 Virtuoso UltraSim Full-chip Simulator vMMSIM培訓(xùn) |
| 入學(xué)要求 |
|
學(xué)員學(xué)習(xí)本課程應(yīng)具備下列基礎(chǔ)知識(shí)：
◆ 電路系統(tǒng)的基本概念。 |
|
班級(jí)規(guī)模及環(huán)境 |
|
為了保證培訓(xùn)效果，增加互動(dòng)環(huán)節(jié)，我們堅(jiān)持小班授課，每期報(bào)名人數(shù)限5人，多余人員安排到下一期進(jìn)行。 |
|
上課時(shí)間和地點(diǎn) |
上課地點(diǎn)：【上�！浚和瑵�(jì)大學(xué)(滬西)/新城金郡商務(wù)樓(11號(hào)線白銀路站) 【深圳分部】：電影大廈(地鐵一號(hào)線大劇院站)/深圳大學(xué)成教院
【北京分部】：北京中山學(xué)院/福鑫大樓 【南京分部】：金港大廈(和燕路) 【武漢分部】：佳源大廈（高新二路）
【成都分部】：領(lǐng)館區(qū)1號(hào)（中和大道）
最近開(kāi)課時(shí)間(周末班/連續(xù)班/晚班）：Virtuoso UltraSim Full-chip Simulator vMMSIM培訓(xùn)：2025年9月15日..資深工程師授課.....直播、現(xiàn)場(chǎng)培訓(xùn)皆可....用心服務(wù).......... |
|
學(xué)時(shí) |
◆課時(shí)： 一個(gè)月
◆外地學(xué)員：代理安排食宿（需提前預(yù)定）
☆合格學(xué)員免費(fèi)頒發(fā)相關(guān)資格證書(shū)，提升您的職業(yè)資質(zhì)
作為最早專注于嵌入式培訓(xùn)的專業(yè)機(jī)構(gòu)，曙海嵌入式學(xué)院提供的證書(shū)得到本行業(yè)的廣泛認(rèn)
可，學(xué)員的能力得到大家的認(rèn)同。
☆合格學(xué)員免費(fèi)推薦工作
★實(shí)驗(yàn)設(shè)備請(qǐng)點(diǎn)擊這兒查看★ |
|
最新優(yōu)惠 |
|
◆團(tuán)體報(bào)名優(yōu)惠措施：請(qǐng)咨詢客服 |
|
質(zhì)量保障 |
|
1、培訓(xùn)過(guò)程中，如有部分內(nèi)容理解不透或消化不好，可免費(fèi)在以后培訓(xùn)班中重聽(tīng)；
2、培訓(xùn)結(jié)束后,培訓(xùn)老師留給學(xué)員手機(jī)和Email,免費(fèi)提供半年的技術(shù)支持，充分保證培訓(xùn)后出效果；
3、培訓(xùn)合格學(xué)員可享受免費(fèi)推薦就業(yè)機(jī)會(huì)。 ☆合格學(xué)員免費(fèi)頒發(fā)相關(guān)工程師等資格證書(shū)，提升您的職業(yè)資質(zhì)。專注高端培訓(xùn)13年，曙海提供的證書(shū)得到本行業(yè)的廣泛認(rèn)可，學(xué)員的能力得到大家的認(rèn)同，受到用人單位的廣泛贊譽(yù)。 |
Virtuoso UltraSim Full-chip Simulator vMMSIM培訓(xùn)
|
Course Description
In this course, you run FastSPICE simulation on large, complex, mixed-signal designs using the Virtuoso? UltraSim Full-chip Simulator. You explore the capabilities, methods, and modes of the simulator. You apply a variety of configurations that exploit the simulator's commands and options. You gain experience with hierarchical simulations, simulations of individual blocks, aged simulations, and EMIR analysis.
Learning Objectives
After completing this course, you will be able to:
- Simulate complex mixed-signal circuits quickly, using the FastSPICE simulator and Virtuoso UltraSim Full-chip Simulator
- Adjust the simulator's option settings to produce the proper tradeoff between accuracy and speed
- Construct probes and measures for reporting circuit performance during simulation
- Examine postprocessing measurement
- Verify the circuit performance and identify the potential failure modes by running advanced analysis, including static and dynamic checks
- Run hierarchical top-level simulations for prelayout, combining transistor-level schematics with structural Verilog? HDL, behavioral Verilog-A models, or behavioral Verilog HDL models, digital stimulus (.vec, .vcd) files and postlayout simulation with adjustable parasitic reduction
- Analyze the potential IR drop and electromigration (EM) problems in the layout by using Power IR/EM option and netlist-based EMIR
- Effectively use the integration of FastSPICE simulation in the Analog Design Environment to improve silicon accuracy and time-to-market
|
首 頁(yè) 手機(jī)閱讀模式
